[1]
“FPGA Implementation of Viterbi Decoder for Satellite System”, RADAP, no. 49, pp. 71–76, Jan. 2012, doi: 10.20535/RADAP.2012.49.71-76.