Studying of the Fletcher algorithm and developing VHDL model of hashing device




Fletcher, VHDL, HDL, hashing, checksum, model, hardware modelling, Adler, design, hash


The relevance of hardware modelling of the Fletcher algorithm is related to its widespread use for control of document and image authentication, data transfer between components of various systems, and the advantages provided by hardware implementation over software. Compared to a software-based approach, hardware modelling can improve data processing efficiency by optimising computations at the hardware level. This leads to a significant reduction in the execution time of, so there is a need for a detailed study of the characteristics of this algorithm.

The article presents the stages of development of an information hashing device based on the Fletcher-64 algorithm in the Active-HDL environment. The VHDL hardware description language is used to implement the model. The device is tested and its design features are considered. A description of the interface part of the device with the size of the data buses, a description of the object architecture, and a simulation of the developed VHDL model of Fletcher-64 are given. The Fletcher-64 VHDL model processes information in 32-bit blocks in one cycle. The value of the hash sum is stored in the OUT_DATA bus in hex format.

A comparative characterisation of Fletcher with the Adler-32 algorithm is carried out. It is determined that Fletcher-32 and Fletcher-64 provide better bit shuffling, while Fletcher-16 is inferior to Adler-32 in error detection and bit shuffling. It is determined that the use of Fletcher-32 for data integrity control is more efficient than the Adler-32 algorithm due to better error detection. The feasibility of using different versions of Fletcher for incoming messages of variable length, taking into account the peculiarities of the alphabet, is assessed.

As a result of the work, the ways of further research aimed at finding collisions for the Fletcher, Adler, CRC algorithms are identified; the acceptable areas of use of Fletcher and Adler-32 are determined.



Pecheux, F., Lallement, C., Vachoux, A. (2005). VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 2, pp. 204-225. doi: 10.1109/TCAD.2004.841071.

Syifa, S. (2022). Implementasi Checksum Dengan Menggunakan Algoritma FletcherUntuk Mendeteksi Keaslian Sertifikat Rumah. JUSSI: Jurnal Sains Dan Teknologi Informasi, Vol 2, No. 1, pp. 1-6.

Lahagu, J. (2019). Mendeteksi orisinalitas citra digital dengan menerapkan metode Adler-32. KOMIK (Konferensi Nasional Teknologi Informasi dan Komputer), Vol 3, No. 1, pp. 789-797. doi: 10.30865/komik.v3i1.1694.

Velmurugadass, P., Dhanasekaran, S., Shasi Anand, S., Vasudevan, V. (2022). Quality of Service aware secure data transmission model for Internet of Things assisted wireless sensor networks. Transactions on Emerging Telecommunications Technologies, pp. 1-25. doi: 10.1002/ett.4664.

Ruhin Kouser R., Manikandan T. (2023). A Robust Vehicular Networking Management System for the Traffic Control Using PK-DCNN Classification And L-SSA Based Rerouting. International Conference on Electronics, Communication and Computing Technologies (ICECCT), doi: 10.1109/ICECCT56650.2023.10179853.

Kumar, M., Mukherjee, P., Verma, S., Kavita, K. et al. (2022). BBNSF: Blockchain-Based Novel Secure Framework Using RP2-RSA and ASR-ANN Technique for IoT Enabled Healthcare Systems. Sensors, Vol. 22, No. 23, 9448. doi: 10.3390/s22239448.

Wawrzyn, E., Wawrzyniak, Z. M., Wojeński A. (2021). Comparison of implementation methods for data processing algorithms on FPGA. Photonics Applications in Astronomy, Communications, Industry, and High Energy Physics Experiments, Vol. 12040. doi: 10.1117/12.2612247.

Šůstek, J. (2020). Design of Control Unit for the Robotic Vehicle Car4 (Bachelor's thesis). Brno: Brno University of Technology. Faculty of Mechanical Engineering. Institute of Mechanics, Mechatronics and Biomechanics.

Olykh, O. Y. (2015). Modern Computer Technologies. Principles of Building Computer Networks: A textbook. Kyiv: VPC ``Kyiv University'', 479 p.

Buriachok, V. L., Kyrychok, R. V., Skladannyy, P. M. (2018). Fundamentals of Information and Cybersecurity: A textbook. Kyiv, 320 p.

Maxino T. C., Koopman P. J. (2009). The Effectiveness of Checksums for Embedded Control Networks. IEEE Transactions on Dependable and Secure Computing, Vol. 6, No. 1, pp. 59-72. doi: 10.1109/TDSC.2007.70216.

Sheinwald, D., Satran, J. (2002). Internet Protocol Small Computer System Interface (iSCSI) Cyclic Redundancy Check (CRC). Checksum Considerations. Network Working Group, Request for Comments, RFC 3385, pp. 1-23. doi: 10.17487/RFC3385.

Hapak, O. M., Hedeon, H. O. (2023). Hardware control unit of effective option of hashing module. Science and Technology Today, Vol. 2(16), pp. 373-380. doi: 10.52058/2786-6025-2023-2(16)-373-380.

Sahu, S. K. (2019). Hardware instruction based crc32c, a better alternative to the tcp one’s complement checksum. Texas A&M University, 86 p.

IEEE Standard for VHDL Language Reference Manual. (2019). IEEE Std 1076-2019, doi: 10.1109/IEEESTD.2019.8938196.

CyberChef. GitHub Repository.



How to Cite

Гедеон, Г. О., Гапак , О. М., Тютюнникова , Г. С., Гедеон , Т. С. and Маріна , К. І. (2023) “Studying of the Fletcher algorithm and developing VHDL model of hashing device”, Visnyk NTUU KPI Seriia - Radiotekhnika Radioaparatobuduvannia, (94), pp. 64-69. doi: 10.20535/RADAP.2023.94.64-69.



Information Security