Реалізація декодера Вітербі на FPGA для систем супутникового зв’язку

M. P. Pavlenko; V. E. Bychkov; V. I. Pravda

doi:10.20535/RADAP.2012.49.71-76

FPGA Implementation of Viterbi Decoder for Satellite System

Authors

M. P. Pavlenko National Technical University of Ukraine, Kyiv Politechnic Institute, Kiev
V. E. Bychkov National Technical University of Ukraine, Kyiv Politechnic Institute, Kiev
V. I. Pravda National Technical University of Ukraine, Kyiv Politechnic Institute, Kiev

DOI:

https://doi.org/10.20535/RADAP.2012.49.71-76

Keywords:

FPGA, Forward Error Correction, decoder Viterbi, trellis diagram

Abstract

Convolutional encoding with Viterbi decoding is a powerful method for forward error correction. This paper presents a short overview of a Viterbi decoder FPGA (Field-Programmable Gate Array) implementation for Thuraya wireless communication sys-tem in Verilog HDL (Hardware Description Language). The main goal of this project was re-source-optimized implementation of the decoder on the target platform. In this project, Viterbi Decoder is implemented on Altera Cyclone III FPGA. The transmitter is of constraint length 5 and of rate 1/4. The Viterbi decoder can operate at a frequency of 90 MHz.

Author Biographies

M. P. Pavlenko, National Technical University of Ukraine, Kyiv Politechnic Institute, Kiev

Павленко М.П., магістрант радіотехнічного факультету

V. E. Bychkov, National Technical University of Ukraine, Kyiv Politechnic Institute, Kiev

Бичков В.Є., асист. кафедри радіотехнічних пристроїв та систем

V. I. Pravda, National Technical University of Ukraine, Kyiv Politechnic Institute, Kiev

Cand. of Sc. (Tech), Prof.

References

Бернард Скляр. Цифровая связь. М., Вильямс,2007

Дж. Кларк, мл., Дж. Кейн. Кодирование с исправлением ошибок в системах цифровой связи. М. : Радио и связь, 1987

Стешенко В.Б., Петров А.В. Апаратнная реализация декодера Витерби

Hema. S, Suresh Babu. V., Ramesh P. FPGA Implementation of Viterbi Decoder.

Milos Pilipovic, Marija Tadic. FPGA Implementation of Soft Input Viterbi Decoder for CDMA2000 System.

Behzad Momahed Heravi, Bahram Honary. Multi-rate Parameterized Viterbi Decoding for Partial Reconfiguration.

Downloads

PDF (Українська)

Published

2012-01-27

How to Cite

Павленко, М., Бичков, В. and Правда, В. (2012) “FPGA Implementation of Viterbi Decoder for Satellite System”, Visnyk NTUU KPI Seriia - Radiotekhnika Radioaparatobuduvannia, 0(49), pp. 71-76. doi: 10.20535/RADAP.2012.49.71-76.

Download Citation

Issue

No. 49 (2012)

Section

Theory and Telecommunications Facilities

License

Authors who publish with this journal agree to the following terms:

Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).